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1. INTRODUCTION
This report summarizes the work performed on NASA Contract
NAS-5-20134. The objectve of this contract was to perform a study of the
present On Board Processor (OBP) System in order to improve overall system
performance. The study consists of an evaluation of three areas of
endeavor: the selection of a new circuit family, an evaluation of micro-
programming, and an evaluation of combining; the fixed I/O with the CPU.
The circuit investigation evaluated off-the-shelf circuits, Large
Scale Integration (ISI) circuits previously developed by other companies,
and special purpose LSI structures for the Advanced On Board Processor (AOP)
system. These various approaches were compared for the circuit technologies
which initially appeared applicable to the Advanced On Board Processor (AOP)
requirements.
MicroprogrammA.ng was investigated as _a means of reducing and
systematically organizing the control logic in the CPU. Microprogrammed
control was attractive from the standpoint of circuit reduction, improved
instruction set flexibility, and improved partitioning feasibility. The
application of existing ISI memories as we31 as memories being developed
for the near future was investigated for this approach.
R
The evaluation of combining the fixed 1/0 with the CPU was under-
.,.
taken to improve total system performance. 	 Since many functions performed
in the original I/O are fixed and do not change from mission to mission,
it appeared desirable to incorporate these functions into the CPU.	 As a
IL result of combining-these units, the I/O unit is greatly simplified and canra
IUNCLASSIFIED
---- O —^-- Aerospace Division
be easily changed to meet various mission requirements. In addition to the
simplification of the special 1/0, the feasibility of combining the CPU and
fixed I/O is illustrated by the improved system performance and logic require-
ments associated with the CPU.
I
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2. C MC UIT INVESTIGATION
The objective of the circuit investigation is to choose a circuit
technology which will improve the packaging, speed, and power characteristics
of the OBP without causing an exhorbtant increase iii cost. The criteria
used to evaluate the various circuit types are cost, size, speed, And power
in order of priority. It is assumed that the speed and power characteris-
tics of the Advanced On Board Processor (AOP) will be at least equivalent
to those of the present flight Model MOD-I OBP.
The circuits investigated include several types of Metal Oxide
Semiconductor (MOS) technologies as well as low power bipolar devices.
Because of cost considerations, the availability of off-the-shelf
 devices
is of major importance. The reduction of size on the other hand dictates`
that LSI devices be used wherever possible. Since 151 circuits are not
commonly available on an off-the-shelf basis, an effort was made to dis-
cover other Trays by which they could be obtained without incurring
exhorbitant costs. Table 2-1 lists available circuit configurations.
One hope was that special ISI chips previously developed for
other applications would be applicable to the needs of the OBP. Several
manufacturers were questioned to determine the availability of such chips.
t
-w	 Also, estimates of the costs associated with developing ISI
chips especially for the OBP were solicited from several manufacturers.
Even though these costs were expected to be high, it was thought that the
packaging advantages of such circuits might justify a limited increase in
,R	
expense
kj
S
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The following sertions`describe the technical applicability and
the availability of each circuit type considered. Then, conclusions are
drawn as to the advantages and disadvantages of each technology. Finally
all the circuits are compared and conclusions are presented.
2.1 P-CHANNEL MOS
The following section describes the characteristics and avail-
ability of P-channel MOS (PMOS) circuits.
2.1.1 Auplicability
PMOS logic circuits are designed to operate in both a static and
dynamic manner, Static logic uses a high impedance PMOS transistor as a
load ,resistor. This is done because a transistor requires much less chip
area than a high impedance diffused resistor. The gate of the load tran-
sistor is normally tied either to the drain supply voltage or to some other
supply at least one threshold voltage more negative than the drain supply.
Because of this constantly turned on load device, static logic generally
dissipates a large amount of DC power; e.g., as high as 100 M-4 per gate.
Dynamic logic reduces (depending on the clock scheme used) DC
power dissipation by turning on the load device only during clock pulses.
Data is stored temporarily with small capacitors on the chip.
It is possible to trade speed of operation for power dissipation
by varying the frequency and duty cycle of the clock (or clocks) employed.y ti
Since the charge stored on the capacitors will eventually leak off, it is
x[ necessary that either some minimum frequency of use be guaranteed for each
a
gate or else prevision be made to periodically refresh all outputs through
a	 the use of feedback circuits. Use of such a scheme would require aa,
redesign of the AOP logic.
CUNCLASSIFIED
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The speed of PMOS circuits is seriously degraded by the large
capacitive loading encountered by all signals which must leave an integrat(.1
circuit chip. The capacitances which must be charged by, interchip signals
typically exceed intrachip capacitances by more than an order of magnitude.
Small scale integrated (SSI) gates operating at reasonabled AC power loads
(less than 10 mw per gate) generally have propagation delays of a few
microseconds. However, on LST chips, gate delays can be reduced to approx-
mately 50 ns per gate.
Because the nature of PMOS integrated circuits obviates the use
of area consuming isolation diffusions between transitors, P140S offers the
highest potential chip complexity !.; any circuit technology in current use.
It is at its best where reduction of large complex logic structures to LSI
chips is necessary. ThJs technology comes closest to making the "computer
on a chip" concept a practical possibility.
Because such great chip complexity can be achieved and because
the speed of Pr103 devices only becomes acceptable with M, most large PMOS
systems have been designed using large complex special purpose chips. To
save power, dynamic logic has been the most popular mode of operation.
It has been found that special purpose chip designs for dynamic circuits
rarely function properly initially because of unforeseen parasitic capaci-
tances. It is therefore common to require several costly l^eworkings of the
circuit design and chip layout to obtain a working device.
2.1.2 Av§ilability
A wide selection of small and medium, scale integrated (MSI) devices
are available from several manufacturers on an off-the-shelf basis. Prices
are generally competitive with other circuit types for similar logic fuse
•	 iJ
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Lions. Most of the MST/I.81 devices available are large circuits exhibiting
a high degree of symmetry, such as memories and shift registers. These are
for the most part not applicable to the needs of the AOP system.
2.1.3 Conclusions
It appears that the beet speeds achievable with 551 PMCG circuits,
are not particularly fast,and can only be obtained at the cost of prohibitive
power dissipation. The low power circuits are not fast enough to permit the
AOP to operate at even its present speed. The only justification for
considering P140S would be the possibility of building a machine with very
complex ISI chips.
Because of the great chip complexity possible with R40S, it is
also usually advertised as inexpensive on a cost per gate basis. However,
the low cost per gate for ISY circuits is only realized with quantity pro-
duction. In the case of the AOP the development and debugging of 151
PMWI deaign would be prohibitively expensive.
2,2  S TLT.0 ON GATE MOS
An evaluation of Silicon gate P--chzannel Mtn circuits is discussed
Li this section
2.2.1 Appli.cabil:ity
Silicon gate MOS, a variation of the basic MOS transistor, is
being investigated by several manufacturers of integrated circuits, The
i
silicon gate technology differs from the conventional. MOSFET in that a layer
	
F11
	
P-type silicon deposited over the gate dielectric replaces the aluminum,
normally used as a gate electrode. In addition, the silicon dioxide layer
	
` `j f	 between the gate and N type silicon substrate has in some cases been augmented
UNCLASSIFIED
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by a layer of silicon nitride which acts to increase the dielectric constant
	
k^
	
of the gate dielectric.
The advantages of the silicon gate technology are as follows. The
use of silicon as the gate electrode and increasing the dielectric constant
k,	
of the underlying opude layer sex-m to decrease the threshold voltage of the
device. The effect of this decrease is to permit these devices to interface
directly with bipolar devices. This may allow circuits to be designed using
the most useful combination of MOS and bipolar devices without the problems
IL	
of voltage level incompatibility presently encountered.
The manufacturing process idvolves using the gate as the mask for
diffusing the P-type source and drain regions. This technique greatly
a•^
}^^
ml
 
a
r
ryF
reduces the amount of overlap between the gate and the other two regions
with a consequent reduction in input capacitance. It is also possible to
reduce the size of the whole device, thus reducing junction capacitances.
hs a result, speeds are reported to be increased over comparable conventional
devices by a factor of approximately three.
2.2.2 Mrailabad
At the present time the only off-the-shelf silicon gate devices
are memories. If it were decided to adopt these circuits for use in the
Advanced On Board Processor, the only possibility would be to support the
customized design of special ICI chips with the attendant high costs.
2.2.3 Conclusions
As with ordinary P1,I05 silicon gate 1105 on.Ly shows promise for a
completely ISI compil'.er. When compared with other technologies on a small
scale integration basis, it is inferior from the standpoints of both power
and speed.
7It
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2.3	 DIGS TECHNOLOGY
TAIL,
"
, The use of .ion implantation as a doping technique promises to
provide a family of extreme
	 high seed MOS integrated	 is	 o
	
	 ^	 	 p	 z. 	   c s.rcui	 I n
Implantation research has been conducted for several years but has only
r recently been applied to the manufacture of MOS circuits.
	 Consequently,
the devices are in the experimental stages of development.
Ion implantation MOS (13401S)  circuits operate in the same manner
-; as ordinary P-channel ZZOS circuits, 	 The high speeds predicted for the R40S
circuits are the result of reducing parasitic gate to source and gate to
y drain capacitances.	 In normal P-,channel devices in which only diffusion
is used to establish the source and drain regions, four.masking operations
are required. The inaccuracies of the mask are such that the gate metal
must overlap the source and drain regions to assure that the entire channel
region is covered, As a result, parasitic gate to source and gate to drain
E171
capacitances, as well as a Puller capacitance proportional to gain, act to
degrade the speed of the device
	
Yy	 In the II,ZOS devices ,
 the source and drain regions are diffused in
the normal ways only slightly farther apart than usual. Then the layer of
oxide is deposited. The oxide is removed in the places necessary for the
source and draLn contacts but left in the region where theg'	 gate is to be
located. The gate is not as wide as the channel between the two diffused
r! .-
	
c	 P-type regions. The metal is then applied to gate, drain, and source.
	
^r	 Finally, the whole structure is bombarded with 'boron ions which penetrate
through to the substrate only in the regions where the oxide layer is not
protected by a layer of metal; i.e. ,   between the gate and the other two
contacts. The effect of this is to extend both source and drain up to, but
UNCLASSIFIED
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not under, the gate metal. The boron ions do not diffuse laterally, and
there is therefore no overlap of the three regions
Circuit :1Xput capacitance is typically reduced by a factor of
five through the use of ion implantation techniques. Researchers predict
h	 that IMOS KS,I circuits will operate three to five times faster than equiva-
lent diffused circuits, It is presumed that the power requirements of these
circuits will be of the same order of magnitude as those for ordinary P-
channel MOS devices, although no data on this is currently available.
2.3.1 Availability
At present, the only IMOS circuit which is commercially available
9
It
d
is a 64-bit shift register which operates at 20 MHz. Hughes Aircraft'Company
Y	 is the only manufacturer known to be actively working on an IMO;S development
program. The expansion of the types ,,of circuits which become available will
x ^'
depend on the expressed needs of potential customers. Because this tech-
nology is presently in the research stage, it will most likely be several
years before a variety of circuit types is available on other than a custom
if the appropriate  circuit t 	 -built basis. As a result, ypes are to be fabr
cated in the near future they will be quite expensive.
2.4 COMPIEMETARY MOS
The advantages and disadvantages of CMOS circuits are described
in this section.
2.4.1 Applicability
Complementary MOS (CMOS) circuits differ from PMOS devices in that
a complementary MOSFET transistor pair is used in place of a P-channel MOSFET
switchand its permanently turned on P-channel lead transistor. In either
the "ONE" or "ZERO" state there is always one transistor turned on and one
^ 2-7
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turned off.	 There is therefore no quiescent current flow other than leakage
current through the "off" transistor. 	 Since this current is extremely small,4
quiescent power dissipation as low as a few nanowatts per gate is not unusual.
The only time that significant power is dissipated is during switching. 	 The
h s variable component of the power required by =9 circuits is used to charge
JV
the output capacitance of MOSFET transistors.	 Therefore, it is directly
proportional to the frequency of switching and to the square of the supply
voltage.	 This power typically varies from the quiescent value of a few
nanawatts per gate at DC to a few milliwatts'per gate at 1 MHz. 	 In the OBP
the average switching rate for gates is less than 500 KHz implying aversg	 g	 g	 Pl.Y^ g	 eg
power consumption of less than 0.5 mw per gate.
Because there is no high impedance load device required as in
PMOS circuits, the output capacitance can be charged and discharged quickly,
t.. m.F resulting in faster switching times. 	 Propagation delays vary with both
supply voltage and load capacitance. 	 The maximum propagation delay for
typical gates with a 14 volt supply and 10 pf load (2 loads) is approxi-
mately 50 ns.	 The maximum propagation delay with a six volt supply and
^ 50 pf load (10 loads) is approximately 400 ns. 	 If a 10 volt supply and a
fanout of S are assumed, the range of propagation delays (minimum delay to
4
maximum delay) among identical gates ( RCA 4000) is from 50 ns t o 180 ns.
Presumably for a 10 volt supply and a 40 pf load, the average propagation
:
I	 ' delay of the device lies near the middle of this range, i.e.  at about 115 ns.µ
All the above numbers apply to small scale integrated devices. 	 It is under-
rq
	
;
I
stood from discussions with manufacturers that gate propagation times for
A ' ISI circuits would be considerably faster.
I
rig
...
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CMOS devices offer an extremely high noise margin - as much as 45
percent of the supply voltage. Large supply voltage variations can also be
tolerated without adversely affecting circuit operation (except to the
S
^i
UNCLASSIFIED
9— Aerospace Division
CMOS circuits require only one voltage supply. The minimum
voltage at which the devices will operate satisfactorily is determined
by the threshold voltages of the transistors and is approximately six
volts. The maximum voltage recommended by the two major manufacturers is
20 volts. The optimum power-speed tradeoff appears to occur in the neigh-
borhood of 10-12 volts.
i
^rA
extent that switching speed is changed).
The chip area required by CMOS gates is larger than that needed
for PMOS since there are more transistors, but it still represents con-
siderable reduction over bipolar integrated circuits. Large complex ISI
circuits have been built and presumably would perform well for the AOP.
One area of concern for MOS circuits if their radiation suscepti-
bility. This has been a factor in evaluating these circuits. while improve-
ments are being made, there is not enough evidence to indicate that radiation
hardened MOS devices are readily available
Outputs of CMOS ,gates cannot be tied together to produce the so
culled "wired or" function since a conflict would cause the supply voltage
to be shorted to ground, The loss of this function will cost at least two
gate delays everywhere it is presently used if an SSI CMOS approach is
adopted. If special purpose LSI chips are designed, gates having any
desired number of inputs may be used thereby removing the problem.
Ix
2-9
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2.4.2 Ayjjilability
Complete families of small scale devices are manufactured by RCA
and Solid State Scientific on an off-the-shelf basis. These include not
only discrete gates and flip flops but also many MSI functions such as
shift registers, adders, counters, etc. See Table 2--1.
Several manufacturers were contacted to learn if any applicable
ISI chips had previously been developed for other applications, but which
could be used in the AOP. It was found that RCA and Solid State Scientific
had developed four bit arithmetic units capable of performing 16 bit parallel
7
additions in six microseconds and one microsecond respectively. 	 These were
judged to be too slow to be satisfactory for the UBP.
Further inquiries were made to determine the expected performance
and cost of specially designed LSI circuits. 	 One manufacturer claimed that
an 16 bit 100 to 200 nanosecond monolithic adder could be manufactured.
	 The
cost of developing; a large complex chip (120 mils by 120 mils) was estimated
between $25,000 and $50,000 depending on the complexity of the circuit.
2.4„3	 Conclusions
a CMOS technology has been in use long enough to appear suitable
for use in the Advanced On Board Processor.	 It offers low operating power
and good immunity to noise.	 The speed of CMOS circuits appears too slow in
M,
SSI form.	 While speed can be increased with ISI structures, the cost is
very high.	 The so called "wire or" function cannot be used.
	
However, if a
customized LK chip is designed, gates can be built with the proper number of
inputs.	 Although the power requirements are low, they increase linearly
F
with frequency.	 The superiority of the CMOS low power figure becomes
UNCLASSIFIED
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questionable as the switching frequency rises to near 1 MHz. Susceptibility
to radiation appears to be a disadvantage for the CMOS technology.
2.5 MIER POWER TTL/DT L
The characteristics of low power bipolar circuits are evaluated
in this section.
2.5.1 ARRlicability
Low power bipolar circuits offer higher speeds than any of the
MOS technologies with the possible exception of 3110S. Gate propagation
delay times are of the order of 30-50 nanoseconds. Power requirements
of approximately 1 mw per gate are typical of the circuits currently avail-
able. The speed power product of these devices are almost equivalent to that
of CMOS at the switching frequencies encountered in the AOP ,
In the event that a medium or high speed TTL adder should be
desired for the CPU, there would be no interface problems if the rest of
the system were built with low power TTL (LPTTL) .
Bipolar circuits are inherently radiation hardened and appear more
desirable for space application at this time.
Bipolar circuits require more chip area per logic function than 	 -
any of the MW technologies mentioned so far. This potentially limits the
possible complexity, of an LSI chip. However, all partitioning studies
M
performed for the OBP so far have encountered pin limitations long before
all the available gates were assigned,
2..25	 Availability
y:.
	
	 The 54L/?4L series of low power TT
T
L (LPTTL) manufactured by Texas
Instruments is a complete family of small scale integrated circuit,.
Typical gates are characterized by 30 ns propagation delays and l mw power
2-11
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dissipation. A few MSI devices, including a four bit counter and a four
bit register are also available. The only other lower power TTL logic
known to be available on an off-the-shelf basis is the Fairchild 93L series.
This is a family of MSI functions which is intended to eventually duplicate
all the functions available in the higher speed 9300 series: The manu-
facturer clams that 20 ns, 2 mw gates are typical. The series presently
includes 15 devices amongwhich are a 1 of 16 decoder, an B input multi-
plexer, and a 4-bit arithmetic logic unit. These devices as well as others
in the group appear to be applicable to the AOP in the event that a hybrid
SSI41SI mature is used. Fairchild also offers a Limited number of LPTTL
SSI logic devices
The possibility of obtaining LPTTL L51 chips which would enable
the OBP to operate at high speeds with a considerable decrease in size was
carefully investigated. Portions of both the T/0 unit and the CPU control
logic were partitioned and shovm to several TTL manufacturers. It was
desired to find out whether logic structures of this type could be built
JL with LPTTL LSI. Cost estimates were a6lso requested. It was hoped that
some manufacturer might be interested in absorbing part of the cost of the
development of these chips. The results of the investigation were rather
^	 discouraging. Although there was no apparent technical reasons why the
logic partitions could not be placed on ISI chips, there was no interest
s
on the part of the manufacturers in sharing the cost of chip development.
M i	 Without such cost sharing, the costs were prohibitively high
The other alternative which was investigated was the use of LSI
p	 gate arrays. These are LSI chips in which the first layer of metallizationz	
is used to connect the individual transitors to form gates and is the same
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for all chips, The second layer of metal is used to distribute power and
to connect the gates into functional logic structures. The second layer
mask must be designed from logic drawings and is different for each chip
type. Since the original chip development cost has already been paid,
this method makes available the advantages of ISI 4thout exhorbitant
expense. The gates are claimed to have propagation delays of 60 ns and
power dissipation of 0.75 mw.
A preliminary investigation of the feasibility of partitioning
the CPU and 1/0 dig:Vv,,  oriented logic was performed assuming a 40 pin
package with 120 gates per chip. The results of the investigation indicate
that the CPU could be efficiently partitioned forming satisfactory logic
groupings.
2.5.3 Conclusions
The relatively high speed and low power of LPTTL devices makes
them appear extremely attractive for the Advanced On Board Processor.
Apparently, custom LEI chips cannot be obtained without exceeding the
cost li citations of the program. However, LSI gate arrays offer the same
advantages at a fraction of the price. Since their development costs have
already been absorbed and they have a low speed-saver product, these cir-
cuits appear very attractive. In the event that the gate arrays prove to be
unsuitable or unavailable, there exist adequate families of both BSI and
MSI LPTTL devices which may be used to improve the performance of the system.
2.6 FINAL CONCLUSIONS AND, RECOMENDATIONS
To determine the optimum circuit technology for the :Advanced On
Board Processor, the technical characteristics of each candidate must first
be evaluated in the light of the objectives of this study. Then, for the
2-13
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circuit types ,judged to be suitable for the system, such factors as cost
and availability must be considered.
A few general observations may be in order before listing the
characteristics of the circuits which were studied. The most important
technical goal of this redesign is to significantly reduce the physical
size of the GBP. This is undoubtedly most easily achieved by the use of
ISI chips especially designed and manufactured for this system. Unfor-
tunately, the costs associated with the production of a very limited number
of special purpose LSI chips is prohibitive. Therefore, the following
guideline is ,imposed upon the circuit evaluation. Any circuit type which
is available only in special purpose LSI or which only becomes technically
acceptable in the form of LSI cannot be considered for use in the Advanced
On Board Processor. Using this and the other criteria of lower power with
maximum speed the following conclusions were reached.
PMOS SSI/MSI circuits are characterized by a speed power product
.A.nferior to that of the LPDTL circuits used presently. Since the primary
advantage of PMOS is its small chip area per logic function, this advantage
can only be realized with special purpose LSI. The prohibitive cost of
these structures made them unsatisfactory for the AOP.
^?
	
	
IMOS is simply not available on other than a custom chip basis
In addition, its power requirements should be similar to those of PMOS.
Silicon gate PMOS is also only available on a custom chip basis
Fw	 with the exception, of a few off-the-shelf ,memory devices. Furthermore, it
offers no speed-power improvement over the present system.
CMOS circuits would permit a reduction in the power requirements
of the system with some loss in speed, assuming a 12 to 15 volt supply.
A.
2-14} !	
UNCLASSIFIED
4UNCLASSIFIED
-- b	 Aerospace Division	 ---
They are available off-the-shelf as SSI gates and flip flops and several.
f«
' useful MSI functions,	 The low speed makes these circuits unsatisfactory,
	
An
T
increase in speed can be achieved with 151 structures, but costs prohibit
the development of these chips.
LPTTL will permit the system to operate faster than it presently
does and for approximately the same amount of power.	 It is available in a
wade selection of SSI and MSI functions. 	 Since packaging size is a prime
consideration, a new packaging arrangement will decrease the size of the
OBP.	 The cost associated with.this approach is low. 	 An SST/MSI hybrid
i	 F
mixture of LPTTL devices is suggested as a backup method for the AOP
because of its low cost.
The LPTTL is the only technology which has been used to imple-
vent LSI gate arrays.	 The customized chips permit the advantages of LSI
I
for a :fraction of the cost.	 The development cost has been absorbed by other
" companies and these structures readily apply to the AOP design.	 Both
1	 r
reduced power and increased speed will be realized with LSI gate arrays.
t.
f T'^us the speed-power product should be considerably reduced.	 The inherent
radiation; hardened feature of these circuits is an added advantage.
	
Since
packaging size with minimum cost is the prime consideration, LPTTL LSI gate
arrays appear to be the best approach to consider for the AOP.
h
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Table 2-1. Characteristics of Available Circuits
tpd0/tpol (ns)	 Load
Cap,
Part No.
	 Description
	
VDD = 6V IT
	
l0 VDD +V (Pf)
CD4000	 Dual 3 Input NOR	 65/100	 50
+ Inverter
CD4001 Quad 2 Input Nor 65/100
CD4002 Dual 4 Input Nor 65/100
CD4003 Dual D Flip-Flop 800/800 190/190 13(
OD4004 7-Stage Binary Counter 550/600 175/190 11(
CD4005 16 bit (16 x l) 15 ns
4/W Memory read time
CD4006 18 bit static shift 350/750 1.50/200 12!
register
CD4007 Dual Comp. Pair 65/65
+ Inverter
CD4008 4 bit full adder (Sum-in to3001300 sum-cut)400/400 16(
CD4009 hex inverter/level 15130
converter
hex non-inverting
level cony./driver
Quad 2-input NAND
Dual 4-input NAND
Dual D Flap-Flop	 800
8 bit parallel-in/ 1000
parallel-out_ reg
Dual 4-bit serial-'* 1000
parallel-out reg .
Quad AND-OLD. Select
gate
64 f 1 R/W 1aM
I
HCA COs
,50
50
30
30
10
Quies-
cent
Power
10 nw
10 nw
10 nw
50 nw
50 uw
100 nw
All values are ; typical.	 Total power = Cout VDD2f + P quiescent
Supply volta ge range: 6-15 volts
Input Capacitance 5 pf
2-lb
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^ 	 Table 2-1 (Continued)
FAIHCHILD 93L SERIES LPTTL MSI
R	 '
s^
Y
ik ,f
KY e
>^
rich'
.
•
.a
Part No. Description
Typical
Delay (ns)
Typical
Power (mw)
9:3LOO 4 Bit Shift register 60 75
93L28 Dual 8 bit Shift Register 56 75
93L18 8 Input Priority Encoder 55 70
93L24 5 Pit Comparator 55 55
93140 4 Bit Arithmetic Logic Unit 85 400(135 ns for
16 bits)
93LO1 One of Ten Decoder 63 35
93111 One of Sixteen Decoder 70 40
93L21 Dual One of Four Decoders 49 40
93L09 Dual Four Input Multiplexer 48 40
93112 g Input Multiplexer 80 34
93L22 Quad 2 Input Multiplexer 44 45
93LO8 Dual 4 Bit L;^tch 53 90
93L14 4 Bit Iatch 68 55
93L10 Up Decade Counter 45 75
93116 Up Binary Counter 45 75
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Table 2-1. (Continued)
T
TEXAS INSTRU LENT S 54L SE RIES LPTTL
rs
w
d.k r+
Part No, Description tpd0(ns) tpd1(ns) Power (mw)
SN54L00 Quad 2 Input NAND 31 35 2.8
SN54LO4 Hex Inverter 31 35 2.8
SN54LIO Triple 3 Input NAND 31 35 2.8
SN541A20 Dual 4 Input NAND 31 35 2.8
SN54L30 8 Input NAND 70 35 2.0
SN54L51 Dual 2 Wide AND-OR-INVERT 35 50 4.0
SN54L54 4 Wide 3-2-2-3 Input AND-OR-INVERT 35 50 7.2
SN54L55 2 Wide 4 Input AND-OR-INVERT 35 50 4.0
SN54L71 R-S Master Slave Flip-Flop 35 60 11.2
SN54L72 J-K Master Slave Flip-Flop 35 60 3.1.2
SN541,73 Dual J-K Master Slave Flip-Flop 35 60 11.2
SN54L78 Dual J-K Master Slave Flip-Flop 35 60 11.2
SN54186 Rued 2 Input FOR 35 50 21.0
SN54L93 4 Bit Binary Counter 280 280 52.0
SN54L91 8 Bit Shift Register 100 55 52.0
SN54L95 4 Bit Parallel In/Out Shift Left-
Shift Might Register 125 115 72.0
rr11 Al
4	
4
load 50 pf
^.Fanout Capability	 10
ii
. R.10a d_ = 4Kohms
^J-M Power Measured with V = 8V
cc
Speed Measured with Vcc = 5V
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Table 2-1.	 (Continued)
P1
SOLID STATE SCIENTIFIC CMOS tpd Quies-load
cent
Part No. Description 6V 10V Cap. (pf) Power
SCL 5101 `Quad 2-Input NOR 200 125 50 50 tiw
' SCL 5102 Quad 2-input NAND 200 125 50 50 nw
SCL 5103 Dual 3-Input NOR 200 125 50 50 nw
.; SCL 5104 Dual 3-input NAND 200 125 50 50 nw
SCL 5105 Dual 4-Input NOR 200 125 50 50 nw
t SCL 5106 Dual 4-Input NAND 200 125 50
{
SCL 5201 Quad FOR 200 125 50
SCL 5402 8-bit Parallel In/Out Register 200 30 30 10 uw
SCL 5401 Presettable 8-bit Counter 175 30 30 10 uw
Supply_ voltage range 	 6-20 volts.
Input Capacitance - 5.0 pf. .
Total. power ° CoutVDD f + Pquiescent
,f
V
S
7
2-19 1
UNCLASSIFIED
mt
UNCLASSIFIED
--.	 --- Aerospace Division
3. EVALUATION OF MIChOPHOGRAMING
This section defines microprogramming and illustrates the advan-
tages gained and limitations encountered when replacing hard wired control
with such an approach.
The use of memories to produce the sequence of control signals 
necessary to execute a machine instruction is referred to as microprogramming.
each machine instruction (macroinstruction) J.,s broken into a sequence of
microinstructions, each of which contains all the control signals which are
tk	 y' needed during one clock interval. 	 Each output bit of the control memory
*r1 represents a control signal which may be either high or low depending on the
' instruction being executed. 	 At the beginning of a microinstruction, the
first microinstruction of the microprogram is addressed by the operation(	 k
code obtained from the main program memory.	 Successive microinstruction
r
addresses are derived from a combination of a field of control bits of the
.. present microinstruction and control signals dependent on the results of
previous operations. 	 The output of the memory, either directly or by con-
ditioning with data dependent signals, generates the signals which perform
data transfers and manipulations within the system.
1E The microprogramming approach was evaluated as a method of improv-
ing the overall performance of the advanced On Board Processor.	 The basic 
microprogramminghiloso h	 su	 orts a reduction in hardware, a more feasi- philos p y.Y	 PP
E
ble approach for logic partitioning and a more flexible design for the
r instruction set.	 These factors, along with power, speed and cost were
4 3-1
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used to evaluate the implementation of the microprogramming technique. A
block diagram of a microprogrammed CPU is presented in Figure 3-1.
3.1 IMPROVEMENTS FROM MICROPROGRAMMED CONTROL
The following sections will discuss the gains that are expected
when implementing a microprogrammed approach for CPU control.
3.1.1 Hardware Reduction
The first generation OLP uses approximately* 1100 gates for the
control logic. Since reduction of the physical size of the machine is one
of the prime objectives of the AOP design, it is important to consider any
technique that reduces the number of circuits. The use of a memory in the
control circuitry of the CPU eliminates the need for an instruction hold
register, associated decoding logic, and instruction phase control logic.
It has been estimated that roughly 70 percent of the control logic could
be replaced by approximately fifteen 256 x 8 ISI memory chips.
3.1,2 Logue Partitioning?
Whatever logic family is chosen for the AOP, it is certain that
more compact basic packaging units will be used. These will be either
MSI/LSI chips or special purpose printed circuit boards containing SSI
circuits. In either case, it will be necessary to partition the control
logic as efficiently as possible into conveniently sized and configured
blocks. This task is greatly simplified when the logic structure to be
partitioned is regular and symmetrical. However, computer control logic
is inherently almost devoid of symmetry. If a control memory, with its
very regular structure, is usedto implement a majority of the OBP control
functions, 'the partitioning teak is accompli shed much more read],y.
-
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There is a certain amount of logic (approximately 30 percent of
present control logic) which cannot be ^^placed with memories when imple -
menting the microprogramming approach. This logic generates data dependent
control signals and performs such functions as testing the contents of
registers or counters, testing sign bits, and testing for the completion
of operations before allowing subsequent ones to proceed. This logic
presents the same partitioning problems as those encountered with the
±'.	 existing control logic. It is, however, a much smaller group of circuits
and fewer partitioned structures and/or structure types will be required
for the partitioning task.
:m	 A preliminary partitioning design of the required circuitry
external to the control memory was delivered to Godda2d Space Flight Center
personnel. The purpose of this task was to group the logic in such a manner
as to reduce interconnects between the partitioned structures. The parti-
tioning design was accomplished with three logic structures of three
different types, each type requiring a maximum of 80 pins.
` An effort was then initiated by NASA to commit these designs to
ISI chips. The response from semiconductor manufacturers was unsatisfactory
and no further effort was expended in this area.
3.1.3 Instruction Set Flexibility
One of the more important aspects of implementing a microprogramming
approach is the ease gained in changing the instruction set. The instruction
w
set of a microprogrammed computer can be changed in many cases merely by re-
programming the control memory. This is all that is required for the addi-
tion of instructions which do not involve data dependent conditions Repro
't	 gramming is particularly easy if a non-volatile read/write memory is used
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for the control source. If a read only memory is used, excess word loca-
tions can be used toenerate control signals for new instructions or forB	 g
Am implementing a change to existing instructions. In a new machine requiring
a smaller instruction set, the circuitry could be reduced by a reduction in
the control memory. If new conditions must be added to control lines for
an instruction change, then more substantial hardware changes are required.
However, even for conditional instructions, changes appear easier with a
microprogrammed machine.
3.1.4	 System Testing
r
y
The use of microprogrammed control logic will facilitate the
task of testing the system simply because it has reduced the number of
logic gates by roughly 70 percent. 	 The task of testing the memory for
proper operation is much simpler than that of testing the 70 percent of
;:. 1100 control gates it replaces.
'. ,.  In addition, the memory generates most of the control signals for 
the CPU.	 Many of these control signals are used to execute a variety of
P
,x k instructions.	 Since multiple use of the control lines' is employed in
the CPU, once these lines are verified for one instruction, the task of
,
JW
checking the remaining system is simplified.
3.2	 CHOICE OF MEMORIES
R The choice of memory for the AOP control logic is governed largely
by the environment in which the computer must operate.	 Because of the size,
power and weight constraints, it is assumed that plated wire and magneticlaw
core memories are unsuitable.	 Therefore the following discussion appliess
only to semiconductor memories.
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Since it is desired that the OBP buy capable of operating after
inactive periods with power removed, it is important that the control
memory be non-volatile. If an otherwise acceptable volatile memory required
very little standby power, it could possibly be powered while the rest of
the system is shut down. Howevero this is an extra complication and should
be avoided if possible.
The memory should also ideally be alterable to allow for design
changers, last minute corrections,, etc. Alterability is in general a
characteristic only of volatile semiconductor memories and so may have to
be sacrificed. The only known device which combines the two features is
the Metal Nitride Oxide Semiconductor (MNOS) memory. Although Westinghouse
is working on the development of this new technology, it would be impossible
to obtain an MNOS memory during the time period of interest for the Advanced
On Board Procescor.
Because bipolar circuits consume so much chip area, it is diffi-
cult to produce large bipolar memory chips. Instead manufacturers have
ka'	
concentrated on the speed advantages of TTL circuits to produce several
r
high speed,, high power devices of relatively low complexity. It thereforeWt
appears that a semiconductor memory suitable for the OBP will be built with
MOS circuits. A table shown the performance characteristics of several
semiconductor memories is shown in Table 3-1.
_rt
It is apparent that the CMOS Read/Write (R/W) and Read-Only (ROM)
memories demonstrate definite speed and power advantages over the PMOS
devices. The RAI memory should be on the market in the near future It
ri is expected when the CMOS ROM becomes available, it will equal the chip
complexity of the PMOS devices and offer a much better speed power product.4,1i U
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If microprogramming is implemented, it is recommended that the
brass board computer be built with a ReadA rite control memory. After
debugging; the brassboard and verifying the microprogram ., then a ROM can
be substituted.
3.3 ;ALTERNATIVES TO MICROPROGRAMING
The adoption of microprogrammed control necessitates a completely
new design for the OBP control logic. Therefore, any reasonable alternatives
which permit the retention of the present logic must be evaluated.
If the Advanced On Board Processor is built with SSI devices,
the control logic could be left in its present form, requiring only those
changes dictated by the new instruction set. This approach can be justi-
flei ied by a power savings with CMOS circuits or an increase in speed with
LPTRL circuits. In addition, the logic can be partitioned and put on special
purpose multilayer printed circuit boards, resulting in a decrease in the
physical size of the machine with no drastic design change.
Because of cost considerations it is unlikely that completely
;i U, custom designed LSI devices of any type will be used for this computer.
i	 However, a further reduction in size and in the speed-power product can:Y
	
	
be obtained by using IPTTL ISI gate arrays. This approach is being investi-
. i
gated at the present time and it appears that the technoloyZr will be avail-
able for the Advanced On Board Processor.
Preliminary estimates indicate that approximately 25 of these chips
will be required to implement the OBP control logic in its present form.
The cost of these chips is of the same order of magnitude as the cost of
.OMs in small quantities. This approach would permit nearly the same size
UNCLASSIFIED
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reduction possible with microprogramming and would obviate designing and
debugging a completely new control section.
3.4 CONCLUSIONS ON MICROPROGR AMMING
If a microprogramming approach is adopted, the best choice of
memories seems to be the 0M0.S ROM being developed by RADIATION. This device
outperforms all the PMOS ROM's in terms of both speed and power. In the
event that it does not become available, the second best choice is probably
the CMOS RAI memory. Even allowing for its smaller size and volatility, its
high speed and extremely la4 standby power justify its selection. Other
companies are presently developing CMOS :RIW and ROM memories and these units
may be available in the near future.
r^
ti4t.:_J
The choice between changing to microprogramming and keeping the
present control design depends largely on the type of circuits used for the
rest of the computer. If small scale integrated circuits are used for the
register logic, the advantages of reduced size, increased regularity of
structure, ease of partitioning, and instruction set flexibility can be
claimed for microprogranming. It should be noted that there will be a loss
in operating speed with this approach due to the access time required for
the ROM output control lines. Use of a control memory dictates that time
be allowed to set a synchronous address register and then access the memory.
The time necessary for these operations is considerably longer than that
required to setup control signals with the present system.
If I,SI-Gate arrays are used to implement the register logic, it
seems reasonable to also use them for the control logic. They will apparently
realize tha same savings in physical size as an MI control memory and at no
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greater cost.	 The L91-Gate arrays offer the advantage of providing a proven
design which has been thoroughly tested while improving the speed-power
product for the system#
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Ma,nu^acturer Fart No. Dimensions Technology
A/W
or RCM Power . ccess Time
INTEL 3101 16 x 4 TTL R/W $50 ntw 40 ns
INTEL 3301 256 x 4 TTL RCM 650 rah 60 ns
FAIRCHILD 14u9035 16 x 4 TTL R1W 649 Mi 36 ns
INTEL 1101 256 x 1 Si Gate RAI 225 w 1 us
NATIONAL MM421 256 x 4 PMOS ROM 240 mw 600 ns
NATIONAL MM423 256 x 8 PMOS ROM 290 mw 850 ns
PHIL{1 0-FORD PM 510240 128 x 8 PMOS ROM 130 mw 2 us
UNION-CARBIDE RCN,[1K 128 x 8 Pmas ROM --- 1 us
FAIRCHILD 3501 128 x 8 PMOS RCM 120 mw 2.5 us
SOLID STATE
SCIENTIFIC SCL5553 256 x 1 OMOS R/W
600
u wat 250 ns
I•lli z
VARRIS RAMO256 32 x 8 OMOS R/W 5.0 mw 200 ns
MHz
HARRIS ` 256 x CMOs RCK --- 200 ns
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Table 3-1. Semiconductor Memories
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". 4. EVALUATION OF INTEGRATING THE FIXED I/O WITH THE CPU
The integration of a section of the I/O with the CPU was proposed
for two reasons.	 First, the present I/O has certain circuitry which will
remain fixed from mission to mission while other areas of the I/O must be
changed to meet the various mission requirements. 	 By combining the fixed
portion of the I/O with the CPU, the fixed section would not be redesigned
Ff
for each mission and in addition a much less complex special I/O will result.
Second, the combination of these units should reduce the total number of
S.
}(t
S
circuits used when compared to the present CPU and 1/0.	 The reduction in
circuitry is accomplished by packaging the communicating sections of the
CPU and I/O together. 	 This logic reduction is expected to improve packaging
feasibility, systems performance and reliability.
The basic evaluation of the CPU-I/O combination began with a study}
of the I/O drawings.
	
after a brief study period, meetings were held with
NASA personnel to evaluate combination possibilities.	 The meetings were
organized to discuss timing problems in the present I/0. 	 Sane of the
^kt
solutions to these problems were not obvious from the logic drawings.
The original consideration, in combining these units, was to
utilize a serial IN-OUT data transfer between thespecial I/O and the CPU.
This method of transfer would require a high speed shift register for the
input and output chanmels. 	 A cycle steal operation or I/O instruction could
perform the data transfer within a typical CPU clock cycle by utilizing a
20 MHz clock for the shift register.	 The availability of low power, high
VIA
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speed shift registers and the prospect of reducing the number of interface
lines demonstrated the practicality and attractiveness of this approach
It was subsequently found that a parallel operation utilizing
the bus for transfers was the best approach to take for the CPU-I/O design.
At this point in time the design study evolved into a redesign of the CPU
and the I/0, incorporating the fixed section of the I/O into the CPU.
During this phase it became evident that the parallel. transfer technique
would eliminate logic and improve reliability.
4.1 CHANGES ASSOCIATED WITH THE CPU-I/O COMBINATION
The combination of the CPU and fixed portion of the I/O introduced
changes to the OBP system. These changes affected three areas: Interface
circuitry and signals; 1/0 circuitry and redesign; and System philosophy.
The objective of the combination of these changes was to improve the overall
system performance, This was achieved by hardware changes and procedural
improvements which are discussed in detail below.
4.1.1 Circuit Reduction
Ci.rcu',i:, changes were incorporated in two areas: interface circui-
try and reductions through a CPU-I/O redesign. One restriction placed on
the combination was the limitation of interface signals. Thus, any design
	
R	
change must taken this area into consideration.
k	
The reduction in circuitry was limited and pertained only to the
I/O design. While the I/O redesign reduced existing I/O logic, new logic
was added in theCPU for sequencing and control functions. The sum total of
this effort was a large circuit reduction in the I/O with an increase of
	
y .	 circuitry in the CPU-I/O unit. A small total hardware decrease resulted
}	 from the redesign.
­4
jt
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` The interface circuits were a relatively small part of the circuit
changes incorporated in the combination of the units. 	 Any savings from the
change in the interface structure was consumed by the new system require-
ments.
	 As a result, an increase in interface signals and circuitry was
.. required in the final system configuration.	 Approximately 54 lines are
h
required to communicate between the CPU and I/0. 	 These lines include the
32 request-,acknowledge hues, 16 interrupt 13nes, 4 command lines, clock lines
4
and possibly a few control lines not completely defined at this time.
One area of circuit reduction through design change was in the
cycle steal logic.
	
The initial design utilized four registers and asso-
k
ciated control logic for the cycle steal routine. 	 These four registers
were replaced by one register used as a block lenjoh/address register.
	 This
u_
register is an up/down counter that is shared for those operations.
	
During
} l a command request the addresses are generated by the 12 least significant
bias of this register in conjunctionwith four gates tied on the address
ti
lines.
Since only one block length register is used now, only one set of
k t
, block length test gates is required to test the block length for zero. 	 With
k
this change came the addition of a separate address register for use in
` accessing the fixed memory locations reserved for the cycle steal address
and block length values.	 This is an 11 bit register with seven fixed bank
address bits and 4 bits for selecting the desired 4K block of memory.
Certain bits may be hard wired onto the bus. 	 A six bit shift register was
M f added to the design to sequence the cycles steal operation. 	 Alto added to the
design was an activation status register which allows requests from selected
channels to be honored by the CPU. This register acts on requests before theI Ut'i"I'll
priority logic selects the request to be processed,
,h,_:3
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A further reduction in circuitry was achieved by the elimination
iL	 of the 1/0 buffer register. The original I/O unit utilized a buffer
register (IOBB) to hol.d data that was being transferred either between the
CPU and I/O or between the memory and I/0.
	 The ccmbination of the CPU and
I/O eliminated the need for such a buffer in the CPU since data could be
clocked directly into the 1/0 registers located.i.n the CPU.
	 With the
elimination of the IOBB, it was felt that data transfer between the units
could be accomplished via the bus. 	 Since the bus is necessary for data
^
'. linkage between the CPU, memory and I/0, it is reasonable to use it for
all data transfers. 	 Tn this manner, a reduction in interface connections
and hardware could be achieved.
	 Thus, the idea of utilizing shift register
t4 and serial transfers was discarded for the direct transfers between the
memory and CPU, and the memory and special 2/0.
' The bus oontrol logic has also been reduced.
	 This results from
the sharing of common memory request logic by all I/O cycle steal channels.
F Thib reduction also includes the elimination of those circuits used to
` k expand or stretch the acknowledge signals.
4.1.2	 Timing
The timing associated with the new system design was investigated
for two separate reasons.
	 First, the memory cycle time has been set up as
the limiting factor in the timing chain.
	 The use of the adder in the fetch-
add operation is the only function which may require more than a memory cycle
time for completion.	 The worst case situation occurs with a one bit carry
°. ripple adder and a m1croprogrammed control unit.	 The present investigation
indicates that a three bit adder will be used and that the microprogramming
"K.^ technique will not be used. 	 If this approach is taken, the memory will be
4_4
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the critical timing chain unless the ISI gate arrays discussed in the
circuit area are much slowar than indicated by the manufacturers.
The second area of timing consideration has been with the memory
initiate and bus control logic. 	 These signals may increase the clock
period if delays are incorporated into the system to eliminate the possi-
bility of transient address data on the busses.
W
4.1.3	 Fixed Memory Location
The changes made to the CPU and 2/0 also required changes in the
fixed memory locations.	 The original system specified fixed memory loca-
tioris for the interrupts, the EXIT instruction and the 2/0 instruction.
These locations were changed to allow the interrupt storage to start in
location zero.	 The cycle steal fixed bank will start in location 200 and
,T
. n
EXIT will start in location 240. 	 No fixed locations are required for the
EF. new 1/0 instruction.	 Additional gating will be required since the cycle
,t
steal locations do not begin in location zero.
4.1.1	 Procedural Changes
7
The major system improvement comes from the improved system per
formance obtained by procedural changes in servicing interrupts, cycle steal
routines, and command servicing routines.	 A brief description of each
function is given below.
The basic interrupt routine is quite similar to that used in
flight model OBP system.	 The one major change was the addition of control
logic for two instructions necessary to override interrupts.
The cycle steal routine now utilizes a fixed memory bank for
}	 storing address and block length values for cycle steal routines. Thus
r t''
rg.:
I
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one cycle steal register allows access to 16 different channels. A total
► 	 of 16 devices can be decoded for I/O instruction and cycle steal routines.
The LOAD and DUMP command requests now have their own associated
control lines and are completely independent of all -other CPU-I/O operations.
►
These commands have top priority over any CPU operation.
4.2 INSTRUCTION SET CHANGES
The combination of the► fixed I/O and CPU brought about the follow-
ing changes to the instruction set of the flight model OBP., First, two now
minor op-code instructions were added to the instruction repertoire to set
or reset the INT OVERRIDE flip-f::1_0p. The INT OVERRIDE flip-flop was added
4fKf
to the design for use in override+ng all interrupts (except INITIATE) through
program control. Since one instruction. is permitted between interrupts, the
SET OVEMME instruction will override the interrupts and give control of
the processor to the programmer so that he may perform necessary housekeeping
operations. The final instruction used by the programmer will reiset the
INT OVERRIDE flip-flop prior to turning processor control over to they next
interrupt.
(,	 In addition to the override instructions, the complete I/O instruc-
tion organization has been changed. Initialler, the same I/O instruction
organization as that used in the flight system was used in the Advanced On
Board. Processor except for the "connect to" operation. The "conns.ct to"
f^	 operation was used to set or reset the appropriate activation status flip-
flop prior to I/0- operations. Bit 16 of the "connect to" word. determined
the set/reset condition, and the remaining 15 bit code was used to select
.t the desiredflip-flop. It was decided that two major op-code instructions
,.'rr
3
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r
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would be used to execute all I/O operations including the "connect toy'
function. The 'connect -to'" can be replaced by treating the activation
status register as a separate output device and decoding it as such.
Two major op-code instructions,IET OUTPUT TO and IET INPUT FROM,
have been added to the CPU instruction repertoire. These two instructions
will perform all of the original 1/0 instuuctions. The LET OUTPUT TO and
IET INPUT FROM instructions use location (n) and (n+l) for execution. The
device code is stored in (n) and is used to select a particular input or
output device. The next memory cycle either outputs the contents of
location (n+l) to the selected output device or stores data from an input
device in (n-!-1). The implementation of these two instructions required 'Uhs
deletion of two existing major op-code instructions due to the lack of
available major op--.odes. These two instructions replaced the original
I/O instruction and the "EXECUTE" instruction. The I/O instruction was
removed since it was no longer used. The "EXECUTE" instruction was deleted
since it received limited use in the existing system programs. The elimina-
tion of the "EXECUTE' instruction will also eliminate the special hardware
required to generate this instruction.
The "connect to' , instruction initially set or reset the selected
activation status flip flop. While this operation is still required, a new
procedure is used. A IET OUTPUT TO instruction is decoded, and then the
activation status register is selected by the device code in location (n)
as one of the 1/0 devices. The following fetch of location (n+l) is decoded
through the same decoder as that used for device decoding and is used to
x select the desired activation status flip-flop. One bit of the (n+l) word,
i will be used
,
 for set/reset control.
C	 ..
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The IM FUNCTION TO operation was initially used to set up
discretes and relays. This operation is still required, and when the IET
FUNCTION TO operation was deleted, an alternative was necessary. The
discretes and relays are now treated as a separate device and are decoded
as such. They are set or reset according to the field present in location
(n+l) of a MT OUTPUT TO instruction.
In addition to these changes in the instruction set, the accumu-
lator and location seven are no longer used for the S/0 instruction. A
complete list of instructions for the Advanced On Board Processor are given
in fable 3-1.
4.3 INTERRUPT STRUCTURE
The basic AOP interrupt philosophy will not change appreciably
from that implemented in the flight model OBP system. In the original
f.`r $!«i
	
r
system, the interrupt logic was contained in the I/O unit. The interrupt
node was generated on a priority basis and sent to the CPU as a four bit
address code for servicing the selected interrupt.
The new interrupt structure permits the use of up to 16 interrupts.
These 16 interrupts are honored according to a set of priorities determined
by mission requirements. The interrupts are storedasynmhronously in the
interrupt storage register. Following each interrupt routine will be one
CPU instruction execution. In the flight model design, this instruction
.^k
was available to give the programmer some control over the system and to
perform the necessary housekeeping tasks. As a result of previous program
experience, it was decided that the programmer could not exercise sufficient
Y^ ^ i C control over the system. Therefore, two new instructions were added to the
CPU instruction set.., These instructions set and reset a flip-flop used to
4-8
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override all interrupts except "MITIATE." The interrupt structure now
permits the programmer to have complete override capabilities on all inter-
rupts so that he may perform his necessary housekeeping functions. While
the INT OVERRIDE flip-flop is set, any interrupts which occur will. be
stored in the interrupt storage register for future servicing..
In addition to the override capability given to the programmer,
a lockout capability still exists in the interrupt structure. When an
interrupt or EXIT instruction is executed, the lockout status register is
updated by the value contained in a given memory location. The value of the
word is controlled so that the programmer may lockout specified interrupts.
The status of this register is stored during each interrupt routine.
A total of 16 lines will be necessary to interface with the
special I/O for interrupt specification.
4.4 CYC IE STEAL ROUTINE
The original system utilized two cycle steal channels for faster
1/0 operation and reliability through redundancy.
A block length register and address register were associated with
each channel. When a cycle steal operation was initiated (either by an
I/O request or by command), one of the cycle steal devices was given control
of the channel. The block length register was decremented by one and the
address register was incremented by one during each cycle steal. Requests
from the device were honored until the block .length was decremented to zero.
l hen zero was reached, an interrupt was generated.
The basic change to the cycle steal routine consisted of utilizing
only one cycle steal register arrangeinent, i.e., one block length register
and one cycle steal address register. To keep track of information required
r,
1	 iF
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for cycle stealing, certain fixed memory locations are used to store the
address and block lengths associated with each of 16 selectable channels.
A variety of methods for cycle stealing were considered, with each method
utilizing a separate address register for accessing the fixed location of
the block length and address.
First, fibre memozNy cycles were used for each cycle steal operation.
The first cycle fetched the address from (n) and stored it in the address
register. The second cycle fetched the block length from (rt+l) and stored
it in the block length register,. The third cycle either fetched or stored
the desired word and decremented the block length. The fourth cycle stored
the bloc=k length in (n+l) and updated the address. Finally the address was
stored in (n) to complete the cycle steal routine. If a block length equal
to zero was detected during 'the routine, an interrupt was generated.
The second approach to the cycle steal routine dealt with a change
to the interrupt generation. It was suggested that one interrupt be used to
detect a block length of zero for all channels. This approach was not satis-
factory since there was not enough information available for the programmer
when trying to detect which block length went to zero. As a suppliement to
this approach, the block length was stored in its fixed memory location, with
a bit being set to indicate that the block length had reached zee o and had
not been examined by the programmer. Since only 12 bits are required for
the block length, the most significant bit was used for this purpose. This
approach was too, involved and did not allow the programma);r ,fast access to
the correct interrupt. It was necessary to scan the entire Lest of fixed
cycle steal locations everytime these interrupts were examined. The final
7F	
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decision on the block length interrupts was to generate a separ to inter-
rapt for each channel when the associated block length goes to zero.
A third approach evaluated for the cycle steal, routine was arranged
to save time when honoring a cycle steal request whose block length had not
gone to zero. If the same request was being honored consecutively, it was
suggested that only the data word fetch or store cycle be executed. This
operation was performed when a request from the same device and a block
length not equal to zero were detected. If the block length goes to zero
after the fetch or store, the address and block length are stored in the
fixed cycle steal locations and an interrupt is generated. The control
associated with the detection and execution of this cycle steal organization
is undesirable, because it increases the required amount of non-symmetrical
hardware, and is therefore not amenable to efficient partitioning.
In the final approach considered, the fetch and zero detection cif
the block length was done first. If the block length was zero, then no
further execution time was taken for the cycle steal. The associated channel
activation status flip-flop was cleared, thereby locking out further requests
from that device, As each block length reached zero, a unique interrupt was
generated. When utilizing this approach, it was decided that one register
could be used as both a block length and an address register. This is pos-
sible since tha -new approach does not require that both registers be in use
at the 'same time. The five memory cycle routines is maintained through the
following -sequence. The block length is fetched in the first clock cycle,
the block length is tested for zero and an interrupt is generated, or decre-
mented during the second clock cycle, the block length is stored during the
	
s	 third clock cycle, the address is fetched during the fourth clock cycle,
-11
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t'he dats word is fetched or stored and the address is updated during the
fifth cycle, and the address is stared during the sixth clock cycle. 	 Follow-
ing each cycle steal routine, one CPU clock cycle will be honored before
servicing another cycle steal request.	 The CPU will function normaLLy
.j
during a cycle steal routine if executing a non-memory request instruction;
e.g., completing a divide, multiply or normalize routine.
Y
4.4.1
	
Activation Status Register,
s The change of the
	
steal routine led to the decision to have
some type of progntrm control over the requests generated in the special 1/0.
The first consideration was the implementation of a register that could be
set under program control to allow or inhibit requests from being honored.
"connectThis register was first set with a
	
to" instruction.	 This allowed
the programmer to enable all channels or disable all channels at one time.
Bits 17 and 18 of the "connect to" word were used to decode a
"^
r
"connect to" and bit 16 'was used as a set/reset indicator for the selected
flip-flops.	 The remaining 15 bits were used to select the flip flops that-
x were to be set or reset.	 To protect the activation status register, it was
decided that only one bit cf the 15 bit field could be used for flip-flop
c,^a
selection.	 Thin still did not protect against an error which could change
.F
all the flip-flops of the register. 	 As a final solution, a decoding scheme
was cllloeen to insure that only one flip-flop could be set or reset at a time
during a "connect to ll :instruction.	 The use of an activation status register
adds circuitry to the CPU and for this reason was temporarily discarded
during one point in the design.
{
r
o f UNCLASSIFIED
_,LL
__7
I
UNCLASSIFIED
,Aerospace Division
i
As an alternative to this approach, the possibility of using only
IN,
	
	 a priority scheme to resolve conflicts between requests was considered.
This scheme would operate in the same manner as the interrupt logic without
a lockout status register. In addition, a flip• ,.flop, under program control.,
would be available to lockout all cycle steal requests excopt command requests.
This flip-flop was to be set with a IET FUNCTION TO operation. It was later
decided that this approach did not provide enough flexibility.
As the investigation of the I/O organization progressed, it was
decided that the activation status register would be incorporated in the CPU
:'-	 design. This register will be set or reset under program control (decoded
as a device in a LET OUTPUT TO instruction) with one bit at a ttine being
k
Y
acted upon through a decoding network. An activation status flip-flop will
be reset whenever a block length equal to zero is detected. Once a flip-
flop is set, it will remain set until changed by program controlor by a
block length going to zero for that channel.
4.5 CaMAD REgUEST EXECUTION
The command execution is changed considerably from the flight
model OBP system. Two approaches to honoring command requests were evaluated
during the study and are explained below.
The first method considered, for executing command operations,
was integrated into the initial cycle steal routine. This routine required
five clock cycles. Three normal clock cycles were inhibited during the
execution of a command request. The execution of the command inhibited
the address and block length fetch, and clocked these registers with zeros.
x«
	
	
The useable address was stored in location zero and the block length regis-
ter was decremented so that all l's were stored in the (0+1) block length_
4-13
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location. The next command cycle fetched the contents of location zero and
the command load begins at the address specified during the first command
cycle. If a command dump was -to be performed, a commend load was executed
to program the memory for the command dump routin g . The command was
initially taken as the highest priority request which could not be locked
out or inhibited.
The above mentioned approach to command operations did not appear
to be the most satisfactory one for executing command routines. Further
stuff led to the adoption of the following command load and dump routines.
Both the load and dump commands are controlled in the system with
separate request lines. Each command request line has an associated acknow-
ledge line. The command load operates as follows. First, a master clear is
performed on the CPU. Secondly, the command load request line goes high.
After this line goes high, the CPU acknowledges and writes one word in
location zero. The command request line must drop and go high again prior
to the CPU honoring a second command request. The command load overrides
all CPU operations and loading continues until. Ito more requests are received.
The block length/address register associated with the cycle steal routine
is used as an address register for the command load and dump routines.
The command dump operates in a Manner similar to the command load.
A master clear is performed on the CPU, the co,= nd dump request goes high,
and the word from location zero is dumped. The dump operation continues as
long as the command dump request line falls and rises until the same 411, of
w. memory is dumped twice.	 The double 4,K dump is coratrol.l.ed by bit 11+ of the
address register.	 When bit 1.1^ of the r^ 	 isto;r, is set in the dump mode,
^r
dumping is inhibited until a master clear is perfox-med on the CPU and the
^c
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command dump request line goes high again. 	 The use of bit 14 is possible
since address bits 13-16 are generated by the fixed bank address lines
which select the desired 4K memory block.
The command lines have lockout controlllatcles on each line.
These latches prevent the commends from taking control of the system if
they fail.	 The line must go low and high for the execution of each word
load or dump.
b
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Table 4-1. Advanced On Board Processor Instruction Set
rvmlit
J
MAJOR OP-CODES MINOR OP-CODES
1. ANDED WITH 1. CIDSE EXTENSION WITH DECISION
2. CYCLED BY 2. COMPLEMTED
3. DIVIDED BY 3. EXIT
Pmw k• DOUBLE CYCLED BY k. HALT
5. DOUBLE SHIFTED BY 5. Is ZERO
6. EORFD WITH 6. IF OVERFIAW	 ~^
7. GO TO 7. IF PARITY ODD
. 8. IND LET 8. INC SUBSCRIPT NE
9. IND YIELD 9. INC EA NE
10. IS EQUAL TO 10. IS FALSE
11. IS GREATER THAN 11. IS POS IT IVE
k.?
12. IS LESS THAN 12. NEGATED
13. IET 13. NORKA.L,IZED 
14. LET INPUT FROM 14. PASS
15. LET LOCATION OF 15. PLUS CARRY
16. LET OUTPUT TO 16. RESET D
` 17. MINUS 17 RESET INT OVERRIDE
' ` xxF 18. ORED WITH 18. RESET OVERFLOW
19. PERFORM 19. REVERSED
20. PLUS 20. SET INT OVERRIDE
21. RESUME FRCK 21. SET PAGE
e
22 SAVE MCIENSION IN 22. X A SUBSCRIPT
.. 23. SAVE SUBSCRIPT IN 23. X A EA
24. SET EXTENSION WITH 24. X EA SUBSCRIPT
25. SH IFTED BY
26. STEP SUBSCRIPT BY
27. SUBSCRIPT NOT GREATER THAN
28. THEN GO TO
: 29. TIMES
- 30. USE SUBSCRIPT
:zf w 31. YIELD
f
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MAJOR OP-CODES
1. :+NDED WITH
2. CYCLED BY
3. D IV IDED BY
4. DOUBLE CYCLED BY
5. D OUT31E SHIFTED BY
6. EORED WITH
7. GO TO
8. IM LET
9. IND YIELD
10. IS EQUAL TO
11. IS GREATER THAN
12. IS LESS THAN
13. LET
14. LET INPUT FRC14
15. LET LOCATION OF
16. LET OUTPUT TO
17. MINUS
18. ORED WITH
19. PERFORM
20. PLUS
21. HE S UME FRC14
22. SAVE MCiENSION IN
23. SAVE SUBSCRIPT IN
24. SET EXTENSION WITH
25. SHIFTED BY
26. STEP SUBSCRIPT BY
27. SUBSCRIPT NOT GREATER THAN
28. THEN GO TO
29. TIMES
30. USE SUBSCRIPT
31. YIELD
«--	 - ®	 Aerospace Division
Table 4-1. Advanced On Board Processor Instruction Set
MINOR OP-CODES
1. CIXE EXTENSICN WITH DECISION
2. CGMPLE ENTED
3. EXIT
4. HALT
5. IS ZE RD
6. IF OVERFLOW
7. IF PARITY ODD
8. 121C SUT3SCKPT NE
9. INC EA NE
10. IS FAILS
11. IS POSITIVE
12. NEGATED
13. NORMALIZED
14. PASS
15. PLUS CARRY
16. RESET D
17. RESET INT OVERRIDE
18. RESET OVERFLOW
19. REVERSED
20. SET Ti 1T OVERRIDE
21. SET PAGE
22 . X A SUBSCRIPT
23. XAEA
24. X EA SUBSCRIPT
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